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Abstract—A method for an automated synthesis of low-latency
asynchronous controllers is presented. It is based on a direct
mapping approach and starts from an initial specification in the
form of a signal transition graph (STG). This STG is split into a
device and an environment, which synchronize via a communica-
tion net that models wires. The device is represented as a tracker
and a bouncer. The tracker follows the state of the environment
and provides reference points to the device outputs. The bouncer
communicates with the environment and generates output events
in response to the input events according to the state of the tracker.
This two-level architecture provides an efficient interface to the
environment and is convenient for subsequent mapping into a
circuit netlist. A set of optimization heuristics is developed to
reduce the latency and size of the circuit. As a result of this paper,
a software tool called OptiMist has been developed. Its low algo-
rithmic complexity allows large specifications to be synthesized,
which is not possible for the tools based on state-space exploration.
OptiMist successfully interfaces conventional EDA design flow for
simulation, timing analysis, and place-and-route.
Index Terms—Asynchronous circuits, control synthesis, direct
mapping, low-latency controllers, signal transition graphs, VLSI.
I. INTRODUCTION
TWO MAIN approaches to the design of asynchronouscontrollers are logic synthesis [1] and direct mapping
[2], [3]. A thorough review of the existing synthesis methods
for asynchronous circuits can be found in [4].
Logic synthesis works with the low-level specifications
which capture the behavior of a circuit at the level of signal
transitions. In this approach, Boolean equations for the output
signals are derived using the next state functions [5]. In order
to find the next state functions, all possible orders of the events
must be explored, which may result in an exponentially large
state space with respect to the initial specification.
The logic synthesis approach is now well developed and
supported by public tools (Petrify [6], Minimalist [7], and 3D
[8]). However, it suffers from excessive computation complex-
ity and memory requirements; thus, it cannot be applied to large
specifications. There is no structural correspondence between
the elements of the original specification, the intermediate
representation of the state space, and the components of the
resultant circuit, which complicates debugging of the circuit.
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The main idea of the direct mapping approach is that a
graph specification of a system is translated into a circuit netlist
in such a way that the graph nodes correspond to the circuit
elements and graph arcs correspond to the interconnects. Direct
mapping can typically be divided into three independent oper-
ations: translation, optimization, and mapping. First, a system
specification is translated into an intermediate graph represen-
tation convenient for subsequent mapping. Then, peephole opti-
mization is usually applied to the intermediate representation of
a system. Finally, the optimized graph is mapped into a circuit
netlist implementation.
The key feature of the direct mapping approach is its low
algorithmic complexity. The use of heuristic-based local op-
timization (as opposed to state-space global optimization in
a logic synthesis approach) also facilitates the computational
simplicity of the method. Another property of the direct map-
ping is the transparent correspondence between the elements
of the initial specification and the components of the resultant
circuit. This is advantageous for circuit debugging in parts
and for circuit modification (changes made to a circuit can be
translated back into its model for simulation and verification).
Notwithstanding all advantages, this approach is insufficiently
studied, and existing techniques often produce large circuits
with inefficient interface to the environment.
Direct mapping originates from the study in [9], where a
method of the one-relay-per-row realization of an asynchro-
nous sequential circuit is proposed. This approach is further
developed in [10], where the idea of the 1-hot state assignment
is described. The 1-hot state assignment is then used in the
method of concurrent circuit synthesis presented in [2]. The
underlying model in this method is an augmented finite state
machine (AFSM), which is an FSM with added facilities,
including timing mechanisms for the delay of state changes.
These circuits use a separate set–reset flip-flop (FF) for every
local state, which is set to one during a transition into the state,
and which in turn resets to zero the FFs of all its predecessor’s
local states. The main disadvantages of this approach are the
fundamental mode assumptions and the use of local state vari-
ables as outputs. The latter are convenient for implementing
event flows but require an additional level of FFs if each of
those events controls just one switching phase of an external
signal (either from zero to one or from one to zero). The FSM
model is also adopted for mapping [11]. This work is aimed at
high-level synthesis and is also limited by fundamental mode
assumptions.
Another direct mapping method proposed in [12] works
for the whole class of 1-safe Petri nets (PNs). However, it
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Fig. 1. David cell. (a) Circuit. (b) Coupling. (c) Model.
Fig. 2. Tracker–bouncer architecture.
produces control circuits whose operation uses a two-phase
(no-return-to-zero) signaling protocol. This results in a lower
performance than what can be achieved in four-phase circuits.
The approach of the study in [3] is based on distributors
and also uses the 1-hot state assignment, although a different
implementation of local states. In this method, every place of a
PN is associated with a David cell (DC) [13]. A DC is a state-
holding element whose circuit diagram is shown in Fig. 1(a).
DCs can be coupled using a four-phase handshake protocol, as
shown in Fig. 1(b), imitating the behavior of the underlying PN
shown in Fig. 1(c). The state of a DC represents the marking
of the associated place. The detailed review of different DC
designs is given in Section V.
The circuits built of DCs are speed-independent (SI) and do
not need fundamental mode assumptions. On the other hand,
these circuits are autonomous (no inputs/outputs). The only
way of interfacing them to the environment is to represent each
interface signal as a set of abstract processes, implemented
by request-acknowledgment handshakes, and to insert these
handshakes into the breaks in the wires connecting DCs.
The controllers and interfaces are traditionally specified by
timing diagrams and STGs. However, the existing direct map-
ping techniques work with the abstract level of PNs and cannot
process low-level specifications where the circuit behavior is
captured at the level of the signal events. An attempt to apply
direct mapping method at a low level is made in [14]. In this
approach, DC structures are used to capture the state of the
system and control FFs, which are associated to each output sig-
nal. Inputs, however, are still represented as abstract processes,
and free-choice PNs are not supported.
This paper addresses the problem of device–environment
interface in the direct mapping from STGs. Our method is
based on the idea of the study in [15] and extends it by a set
of optimization algorithms. The method represents a circuit in
a tracker–bouncer architecture shown in Fig. 2. The tracker
follows the state of the environment and produces a con-
text information (context signals) for the circuit outputs. The
bouncer interfaces the environment and generates output events
in response to the input events (trigger signals), according to
the state of the tracker. This two-level architecture, somewhat
similar to the ACK framework [11], facilitates low latency of
the produced circuits. The latency, which is a delay between an
input event and the next output event, is defined by the bouncer
delay only. The tracker computes its state concurrently to the
environment operation and does not increase the latency of the
circuit. Our approach uses the notion of input and output bursts
in order to facilitate delay-insensitivity and avoid state coding
problems. In those respects, it is similar to the burst-mode
synthesis approach [16] in the context of the AFSM models
(see Section III-A).
The main contribution of this paper is a direct mapping
method applicable to a wide class of STGs which is charac-
terized in Section III. The restrictions and limitations of the
method are studied in Sections IV and V. Another contribution
is a set of optimization algorithms and heuristics, which is
presented in Section VI. The method and the optimization
techniques have been implemented in an OptiMist software tool
and evaluated using a set of benchmarks in Section VIII.
II. BACKGROUND
This section provides an introduction to the classification
of asynchronous circuits. It also presents a behavioral PNs
model which is widely used for specification, verification, and
synthesis of asynchronous circuits.
A. Asynchronous Circuits
A category of circuits containing no global clock is called
asynchronous circuits [10]. These circuits may make use of
timing assumptions both within the circuit and in its interaction
with the environment. Based on these assumptions, the asyn-
chronous circuits can be divided into several classes.
An asynchronous circuit can be considered as an intercon-
nection of two types of components, gates, and delay elements,
by means of wires. A gate computes a set of output variables
as a discrete logical function of its input variables. A delay
element produces a single output that is a delayed version of
its input. Each wire connects an output of a single gate or delay
element to the inputs of one or more gates or delay elements.
Primary inputs and outputs of a circuit can be considered as
gates computing the identity function.
The delay elements are characterized by their timing models.
In a fixed delay model, a delay is assumed to have a fixed value.
In a bounded delay model, a delay may have any value in a
given timing interval. In an unbounded delay model, a delay
may take an arbitrary finite value.
An interaction of a device circuit with its environment can
be characterized by circuit operation mode. If the environment
is allowed to respond to a device’s outputs without any timing
constraints, the system is said to interact in an input–output
mode. Otherwise, environmental timing constraints are as-
sumed, e.g., fundamental mode or burst-mode [16], where
the environment must wait for the device to stabilize before
producing new inputs.
Delay-insensitive (DI) circuits are designed to operate cor-
rectly in an input–output mode with unbounded gate and wire
delay. The class of DI circuits built out of simple gates is quite
limited. In order to build practical circuits out of simple gates,
a relaxation of the requirements to the DI circuits is necessary.
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This can be achieved by introducing an isochronic fork, which
is a forked wire where the difference in delays between the
branches is negligible. Asynchronous circuits with isochronic
forks are called quasi-DI (QDI) circuits.
SI circuits are guaranteed to work correctly in an
input–output mode regardless of gate delays, assuming that
wire delays are negligible.
B. PNs and STGs
A PNs model, first defined in [17], is the graphical and
mathematical representations of discrete distributed systems.
PNs extend the FSMs model with a notion of concurrency,
which makes them especially convenient for the specification
and verification of asynchronous circuits. In order to maintain
the interpretation of places as binary FFs during the direct
mapping, we consider the 1-safe PNs only.
Formally, a PN is defined as a tuple PN = 〈P, T, F,M0〉
comprising finite disjoint sets of places P and transitions T ,
arcs denoting the flow relation F ⊆ (P × T ) ∪ (T × P ), and
initial markingM0.
There is an arc between x ∈ P ∪ T and y ∈ P ∪ T iff
(x, y) ∈ F . An arc from a place to a transition is called
consuming arc and from a transition to a place—producing
arc. The preset of a node x ∈ P ∪ T is defined as •x =
{y|(y, x) ∈ F} and the postset as x• = {y|(x, y) ∈ F}. The
pre-preset of a node x ∈ P ∪ T is defined as • • x = ⋃y∈•x •y
and the post-postset as x • • = ⋃y∈x• y•.
A place p such that |p • | > 1 is called choice place. A
choice place p is called free choice if ∀t ∈ p• : | • t| = 1. A
choice place p is called controlled choice if ∃t ∈ p• : | • t| > 1.
A place p such that | • p| > 1 is called merge place. A transition
t, such that |t • | > 1, is called fork, and a transition t, such that
| • t| > 1, is called join.
The dynamic behavior of a PN is defined as a token game,
changing markings according to the enabling and firing rules.
A marking is a mapping M : P → N, denoting the number of
tokens in each place, N = {0, 1} for 1-safe PNs. A transition
t is enabled iff M(p) > 0,∀p ∈ •t. The evolution of a PN is
possible by firing the enabled transitions. Firing of a transition
t results in a new marking M ′ such that
∀p ∈ P : M ′(p) =


M(p)− 1, if p ∈ •t
M(p) + 1, if p ∈ t•
M(p), otherwise
.
A marking M ′ is reachable from a marking M if there exists
a firing sequence σ = t0, . . . , tn starting at marking M and
finishing at M ′. A set of reachable markings from M is denoted
by [M〉. Two PN transitions are in direct conflict if there exists a
reachable marking in which both of them are enabled, but firing
of one of them disables the other. If two transitions are enabled
in some reachable marking but are not in direct conflict, they
are concurrent.
Graphically, places of a PN are represented as circles (©),
transitions as boxes (), consuming and producing arcs are
shown by arrows (→), and tokens of the PN marking are
depicted by dots in the corresponding places (
⊙
).
An extension of a PN model is a contextual net [18]. It
uses additional elements such as read-arcs (depicted as a line
without arrows), which only control the enabling of transitions
and do not influence their firing. A PN extended with read-arcs
is defined as PN = 〈P, T, F,R,M0〉, where R ⊆ (P × T ) is
the set of read-arcs. There is a read-arc between p and t iff
(p, t) ∈ R. The read-preset of a transition t ∈ T is defined as
t = {p|(p, t) ∈ R} and the read-postset of a place p ∈ P as
p = {t|(p, t) ∈ R}. It is said that a place p controls transition
t iff p ∈ t, and a transition t reads the state of a place p iff
t ∈ p. A transition t is enabled iff M(p) = 0,∀p ∈ •t ∪ t;
the firing rules are preserved.
Note that a read-arc (p, t) ∈ R is semantically different from
a pair of directed arcs (p, t) ∈ F and (t, p) ∈ F . However,
if p and t are not subjected to refinement, then the read-arc
connecting them can be represented as a pair of directed arcs.
We use this assumption to store read-arcs in the “.g” file format.
The following are the three most common subclasses of
PNs. A PN is called a marked graph (MG) iff ∀p ∈ P :
| • p| ≤ 1 ∧ |p • | ≤ 1. Dually, a PN is called a state machine
(SM) iff ∀t ∈ T : | • t| = 1 ∧ |t • | = 1. A PN is called a free
choice net iff for any choice place p ∀t ∈ p• : | • t| = 1.
An STG is a 1-safe PN whose transitions are labeled by
signal events, i.e., STG = 〈P, T, F,M0, λ, Z, v0〉, where λ is
a labeling function, Z is a set of signals, and v0 = {0, 1}|Z| is a
vector of initial signal values.
The set of signals Z is divided into two disjoint sets of input
signals ZI and output signals ZO, Z = ZI ∪ ZO, ZI ∩ ZO =
∅. Input signals may also be included in the ZO set.
The labeling function λ : T → Z ± ∪Θ maps transitions
into signal events Z± = Z × {+,−} and dummies Θ,
Z ± ∩Θ = ∅. The signal events labeled z+ and z− denote
the transitions of signals z ∈ Z from zero to one (rising edge)
and from one to zero (falling edge), respectively. Dummy
transitions are silent events that do not change the state of any
signal. The labeling function does not have to be 1-to-1, i.e.,
transitions with the same label may occur several times in the
net. In order to distinguish such transitions, an index i ∈ N is
attached to their labels as follows: λ(t)/i, where i differs for
different transitions with the same label.
In order to be implementable as a circuit, an STG must satisfy
the property of consistency. An STG is consistent if for each
signal z ∈ Z transitions labeled z− and z+ alternate in any
firing sequence starting from M0. In this paper, it is assumed
that all the considered STGs are consistent.
A projection of a firing sequence σ onto a set of signals
X ⊆ Z is defined as σ ↓ X = {t ∈ σ : λ(t) ∈ X±}, i.e., it
only includes transitions of signals in X . A silent sequence θ
is a firing sequence (possibly empty) such that θ ↓ Z = ∅, i.e.,
its projection on the set of signals is empty. Similarly, a firing
sequence whose projection on the set of output (input) signals
is empty and projection on the set of input (output) signals is
not empty is called input (output) sequence.
STGs inherit the operational semantics and behavioral prop-
erties of their underlying PNs. Note that read-arcs can be
included into the model of STG. For a graphical representation
of STGs, a short-hand notation is often used, where places with
one incoming and one outgoing arc are hidden.
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A property of an STG which simplifies its hardware imple-
mentation is persistency. An STG is persistent if no transition
can be disabled by another transition unless they both are events
of different input signals. This means that all non-deterministic
behavior is part of the environment and the arbitration is
avoided in the device. Properties of an STG specific for a logic
synthesis approach are unique state coding (USC) and complete
state coding (CSC). The former is a sufficient condition, and
the latter is a necessary condition of a circuit implementability
by logic synthesis. Two distinct states of an STG are in a USC
conflict if the state of all signals in the first state is the same as
in the second state. Two distinct states of an STG are in a CSC
conflict if they are in USC conflict and the set of enabled output
signals is different in these states.
The equivalence of STGs can be defined using the notion
of bisimulation, originally introduced in [19]. Bisimulation is
an equivalence relation between STGs, associating systems
which behave in the same way, in the sense that one system
simulates the other and vice versa. Intuitively, two systems are
bisimular if they match each other’s moves, i.e., they cannot
be distinguished by an observer. In this sense, two systems are
equivalent if they exhibit the same external behavior, irrespec-
tive of any silent events (dummies) that may occur.
Two systems represented by STG and STG′ are observation-
ally bisimular (or behaviorally equivalent), notation STG ≈
STG′, iff: 1) M0 ≈M ′0; 2) if M ≈M ′ and M [t〉M1 then either
λ(t) = τ, τ ∈ Θ and M1 ≈M ′ or ∃ t′ ∈ T ′, λ(t) = λ′(t′) and
silent sequences θ1, θ2 such that M ′[θ1〉M ′•t[t′〉M ′t•[θ2〉M ′1 and
M1 ≈M ′1; and 3) as in 2) but with roles of STG and STG′
reversed.
III. METHOD
A distinctive characteristic of our direct mapping technique
is that the system STG is converted into a form convenient
for mapping into a circuit netlist. It is achieved by associ-
ating groups of places and transitions to the state holding
elements and by modeling connections between circuit com-
ponents with arcs. The initial specification describes the be-
havior of both device and environment as a complete system.
Usually, only the device needs to be synthesized. Therefore,
the device model is extracted from the system specification
and is subsequently optimized and mapped into a circuit
netlist.
A. Requirements to the Initial Specification
There are several restrictions on the class of STGs which
can be synthesized using our direct mapping method. Similar
to the requirements of logic synthesis methods [6], the STG
must be consistent and persistent. The STG consistency is
essential for any hardware implementation due to the nature
of binary signals whose rising and falling transitions alternate.
Persistency is required to avoid arbitration in the device by
letting the environment make all the choices.
Unlike logic synthesis methods, in our approach, neither
USC nor CSC is necessary for the whole STG. A circuit
mapped from an STG mimics the token game in the STG
(DCs represent places and their states represent marking). This
Fig. 3. Input and output bursts. (a) Simple bursts. (b) Concurrency. (c) Choice.
does not require explicit state encoding of the system because
the state graph of the STG in not generated. Therefore, the
limitation on the state encoding is more relaxed and is defined
using the notion of bursts, which are similar to those of burst-
mode theory [16] but are viewed in the context of input–output
mode, rather than the fundamental mode.
A maximally connected subgraph of an STG which only
includes transitions of an input (output) sequence and places
incident to them is called input (output) burst. Two bursts are
said to be in conflict if there is a transition in one burst, which is
in a direct conflict with a transition from another burst. A burst
B1 is said to be covered by burst B2 if they are in conflict and
all signal events of B1 also exist in B2, possibly in a different
order (cf., maximal set property of bursts in [16]). Note that, in a
persistent STG, only input bursts can be in conflict and covered.
A burst which is not covered by any other burst is called
non-covered.
The notion of bursts is illustrated in Fig. 3. The STG in
Fig. 3(a) contains two input and two output bursts (IB1 and IB2,
and OB1 and OB2, respectively). Note that, even though an out-
put sequence o1+, o2+ is possible from a reachable marking
{p2, p3}, the output bursts OB1 and OB2 are separate because
their graphs are not connected. The example in Fig. 3(b) shows
two output bursts OB1 and OB2 (input bursts are trivial and
are hidden for simplicity). These output bursts are overlapping;
however, they cannot be merged into one burst because there
is no output sequence which contains both o1+ and o1−. In
Fig. 3(c), three input bursts are shown (trivial output bursts are
hidden). Bursts IB1 and IB2 are in conflict, but none of them
covers the other. Note that bursts IB1 and IB2 are separated
in this STG even though their graphs are overlapping, because
these bursts belong to different input sequences.
All the requirements to encoding of the system states in the
proposed direct mapping method are due to the DI nature of the
device–environment interface. Usually, a designer can control
the wire delays inside a relatively small device and build it as SI.
However, the delays of connections between the device and the
environment often cannot be guaranteed. The uncontrollable
interconnect delays on the device–environment interface may
result in a situation when two signals issued in sequence by a
sender reach a receiver simultaneously or even in a reversed
order. This means that, while the device itself can be SI, its
interface to the environment should be built under DI timing
assumptions.
One of the ways to ensure the DI interface is to apply order
relaxation [20] to the initial STG. This approach, however, may
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Fig. 4. Bursts in a DI interface. (a) Non-USC burst. (b) Conflicting bursts.
complicate the structure of the STG, which is disadvantageous
for a direct mapping technique. In our method, the order relax-
ation is not applied explicitly. Instead, a device distinguishes
the end of an input burst by catching an encoding in which
all inputs comprising the burst have switched. The unique
identification of such encoding is only possible if all states
corresponding to the input burst are coded uniquely. The oppo-
site is also true for output bursts: In order to uniquely identify
the end of an output burst, the encodings of its states should be
unique. For example, the STG in Fig. 4(a) has an input burst
IB1, which can cause problems. If due to interconnect delays,
i2+ reaches the device before i1+; then, the device can produce
o1+ by mistake even without waiting for i1+ and i1−.
Thus, in our method, each input and output burst of the
system STG must have a USC. An STG is said to satisfy the
burst USC property if there is no USC conflict in any input
or output burst, i.e., the state encoding is unique within each
individual burst. In order to satisfy the burst USC property, it is
sufficient for a consistent and persistent STG to have no more
than one transition of each signal in every input and output
burst. The uniqueness of a signal transition in each burst implies
a monotonic change of the code and hence no repetition of the
state encoding within the burst.
Another type of ambiguity introduced by the delays in the
device–environment interconnect may occur when choosing be-
tween conflicting branches. For example, the STG in Fig. 4(b)
has two input bursts IB1 and IB2 which are in conflict. The
transitions in the direct conflict are different (in1+ and in2+),
and the choice is unambiguous. However, if the transitions of
the burst IB1 reach the device in the reverse order (in2+ first),
then the device will be confused which conflicting branch the
environment selected. The device still can recognize the branch
selection if the following condition holds: The state encodings
after each input burst is different from all encodings in the
bursts it conflicts with. In order to satisfy this condition, it is
sufficient for a consistent and persistent STG with burst USC
to contain only non-covered bursts; such an STG is called non-
covered. Indeed, the state of all STG signals is the same before
conflicting bursts, and the change of encoding is monotonic
within each burst. If none of the bursts is covered by the others,
then the encoding after a burst is not repeated in any burst it
conflicts with. Note that, in Fig. 4(b), the burst IB1 covers IB2,
thus causing the ambiguity.
To summarize, in order to be mappable into a circuit using
our direct mapping method, a system STG must be consis-
tent, persistent, non-covered, and must have a burst USC.
Checking these properties is a computationally hard problem
which does not fit into a direct mapping design flow aiming
at low algorithmic complexity. Instead, it is assumed that
the control path STG is supplied by a high-level synthesis
tool which ensures the above properties by construction. All
the transformations presented in the following sections pre-
serve the behavioral equivalence if the original STG satis-
fies these properties (consistency, persistency, non-cover, and
burst USC).
B. Transformation
The idea of our direct mapping method is illustrated on a
basic example whose STG is partially shown in Fig. 5(a). The
depicted slice of the specification contains the in+ input event
causing the out+ output event.
The first step in extracting the device model is the exposure
of the signal states, as shown in Fig. 5(b). For this, each
signal z is associated with a pair of complementary places
z = 0 and z = 1 representing low and high levels of the signal.
These places are inserted as transitive places between positive
and negative transitions of z, thus expressing the property of
signal consistency. Note that transitive places do not change the
system behavior and bisimulation is preserved on this stage of
transformation.
The second step of the transformation is splitting the system
specification into device and environment parts, as shown in
Fig. 5(c). For this, the STG obtained in the first step is dupli-
cated. In the first copy, corresponding to the device, the transi-
tive places associated to the inputs are removed. Similarly, in
the second copy, corresponding to the environment, the transi-
tive places associated to the outputs are removed. The behavior
of the device and environment parts is synchronized by means
of read-arcs as follows. Each transitive place associated with
low (high) level of an input signal zI in the environment part
is connected by read-arcs to all negative (positive) transitions
of zI in the device. After that, the transitions of input signal
zI in the device part are replaced by dummies. In this way,
the device follows (or tracks) the behavior of the environment.
Similar procedure applies to all output signals but with the roles
of the device and environment changed. For convenience, the
dummies introduced in this step are labeled by the original
transition names put in parenthesis.
The transformation of the second step splits each transition
of an output (input) signal into the signal transition itself which
belongs to the device (environment) and a dummy in the envi-
ronment (device). The firing of these two transitions is ordered
by read-arcs, so that the interface signal transition is enabled
first, and only after this transition fires, the corresponding
dummy is enabled. The dummy transition cannot be disabled
until it fires because of the burst USC property of the original
STG. Thus, the behavioral equivalence is preserved on this step
of transformation.
The third step of the transformation is splitting the device
into tracker and bouncer parts, as shown in Fig. 5(d). There is
no need to further transform the environment part as only the
device will be subsequently implemented. The tracker–bouncer
splitting starts from representing each output signal by an
elementary cycle. An elementary cycle of a signal z consists of
two places z = 0 and z = 1 (these are transitive places added in
the first transformation step) and several positive and negative
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Fig. 5. Method for the direct mapping from STGs. (a) STG. (b) Exposure. (c) Splitting. (d) Tracker-bouncer. (e) Mapping into circuit.
transitions of z connecting these places. The number of positive
and negative transitions of z is equal to the number of corre-
sponding events in the device specification and can be more
than one. The set of elementary cycles for all output signals
forms the device bouncer, and the rest is the device tracker.
The elementary cycles of the bouncer are synchronized with the
tracker part by means of read arcs, as shown in Fig. 5(d). Each
positive (negative) transition tB of signal z in the bouncer is
uniquely associated to a positive (negative) transition tT of the
same signal z in the tracker. A transition tT is called a prototype
of tB . All places in the preset of tT are connected by read-arcs
to tB , and the only place in the postset of tB is connected by
a read-arc to tT . After that, the prototype transition tT in the
tracker is replaced by a dummy which is labeled by the original
transition name in parenthesis.
The transformation described in the third step basically splits
each output signal transition z± into the signal transition z±
itself (in the bouncer) and a dummy (z±) (in the tracker).
The transition z± is enabled only when all the places in the
preset of (z±) have tokens. These tokens cannot propagate
further because the dummy is disabled by a read-arc from the
postset of z±. The only place pz in the post of z± is either
z = 0 or z = 1 depending on the polarity of z±. As soon as
z± fires, the dummy (z±) becomes enabled, and the tokens
continue their move in the tracker. It is also necessary that
the token does not leave pz until (z±) fires. This condition is
ensured by the signal consistency of the initial STG. Thus, the
transformation of this step preserves the behavioral equivalence
of the system.
From this point, the device model is considered separately,
and the environment is assumed to produce inputs in response to
device outputs, according to the system protocol. The elemen-
tary cycles of the device bouncer are subsequently implemented
as set–reset FF, and the places of the device tracker are mapped
into DCs, as shown in Fig. 5(e).
C. Optimization
It is often possible to control outputs by the directly preced-
ing interface signals without using intermediate states. Many
places and preceding dummies can thus be removed, provided
Fig. 6. Optimization of the device specification. (a) Redundancy.
(b) Optimization.
that the system behavior is preserved with respect to the
input–output interface. Such places are called redundant. Note
that the notion of redundant places in our method is different
from the redundant transitive places in the structural theory
of PNs [21]; thus, the structural theory cannot be applied to
remove them. In this way, p2 is redundant in the consid-
ered example [Fig. 6(a)]. It can be removed from the device
tracker together with the preceding dummy (in+), as shown
in Fig. 6(b). Now, the input in = 1 controls the output out+
transition directly, which results in latency reduction when the
STG is mapped into the circuit. Before the optimization, the
output FF was set by the p2_req signal, which was generated
in response to the input in [see Fig. 5(e)]. In the optimized
circuit, the output FF is triggered directly by the in input, and
the context signal p1_req is calculated in advance, concurrently
with the environment operation.
IV. CODING CONFLICTS
The elimination of places from the tracker is restricted by
potential coding conflicts which may cause tracking errors.
There are two types of conflicts: MG-specific and SM-specific
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Fig. 7. Preventing coding conflicts. (a) Exposure. (b) Optimization.
(c) Conflict.
(corresponding for MG and SM, respectively). The former
conflict may appear in a non-conflicting branch of an STG;
the latter may appear in the conflicting branches after a choice
place.
A. MG-Specific Coding Conflicts
For the idea of an MG-specific coding conflict, consider
the device STG depicted in Fig. 7(a). The tracker part of the
device can be optimized by removing the redundant places
p2 and p4 which does not cause any conflicts in the tracker
[Fig. 7(b)]. However, if the place p3 is eliminated as shown
in Fig. 7(c), then the tracker cannot distinguish between the
output not yet been set and the output already reset. Note the
specifics of this direct mapping approach: Only those signals
whose switching directly precedes the given output are used in
its support.
It is computationally simpler to detect redundant places by
processing the original specification. For this, the set of all STG
places P is partitioned into two subsets PR and PM . The set
PR consists of redundant places which can be safely removed
from the device STG, and the set PM holds the mandatory
places which must be preserved in the device model. In the
following figures, redundant places are drawn as small circles
( ), and the mandatory places are shown as bold circles ( ).
Initially, the sets PR and PM are empty. Then, each STG
place is tested for being redundant. If the place removal does
not cause a coding conflict, then the place is redundant and
is moved into PR; otherwise, it is mandatory and is moved
into PM . The places which have not been tested yet are
called undefined.
A coding conflict for a place p is detected by intersecting
two sets of signals. The first set contains the signals whose
transitions are fired in the forward neighborhood of place p.
The second set consists of the signals whose transitions are fired
in the backward neighborhood of place p.
The forward neighborhood εf (p) of place p is defined as
the minimal (with respect to ⊆) set such that
εf (p) : p ∈ εf (p);
∀x ∈ (PR ∪ T ) if ∃y ∈ εf (p) : x ∈ y•, then x ∈ εf (p).
Fig. 8. Forward and backward neighborhoods.
Similarly, the backward neighborhood εb(p) of place p is
defined as the minimal (with respect to ⊆) set such that
εb(p) : p ∈ εb(p);
∀x ∈ (PR ∪ T ) if ∃y ∈ εb(p) : x ∈ •y, then x ∈ εb(p).
A set of signals A(p) which occur in both forward and
backward neighborhoods of place p is defined as
A(p) = {z ∈ Z : (∃t ∈ εf (p) : λ(t) ∈ z±)
∧ (∃t ∈ εb(p) : λ(t) ∈ z±)} .
If there is no signal z whose transitions belong to both
the forward and the backward neighborhoods of place p, i.e.,
A(p) = ∅, then place p is redundant and can be safely removed.
Otherwise, place p is mandatory, and its removal causes a
coding conflict for signal z. Indeed, the state of the signal z
is the same before its transition in the backward neighborhood
and after its transition in the forward neighborhood of place
p. As the place p is the only undefined place between these
transitions (the others are redundant), it must be preserved in
order to separate the same state of the signal z in different parts
of the system specification.
Consider the detection of coding conflict on the example
shown in Fig. 8. The place under question is p07. Its forward
neighborhood is {p07, in2+, p08, p09, out2−, out3+}, and
its backward neighborhood is {p07, out1 + /1, out2 + /2,
p05, p06, p04, in1 + /1, out1 + /2, in1 + /2, p01, out2 + /1}.
Places p00, p02, p03, p11, and p12 are not redundant and
form a border for the place p07 neighborhoods. The signals
whose transitions are fired in the forward and backward
neighborhoods are {in2, out2, out3} and {in1, out1, out2},
respectively. The intersection of these sets is {out2} which
means that place p07 separates the different states of the signal
out2, and its removal will cause a coding conflict.
B. SM-Specific Coding Conflicts
The situation becomes more complex if a place under test is
a direct successor of a choice transition. For example, consider
places p01 and p02 in Fig. 9(a). If these places are removed,
then the choice between the conflicting branches is controlled
by the same condition out1 = 1, which is ambiguous [see
Fig. 9(b)]. This is an SM-specific coding conflict. The forward
and backward neighborhoods do not help here because the
places whose removal causes a coding conflict are in mutually
exclusive branches.
There are several strategies to avoid the ambiguity in choice
branches after a choice place pchoice. The first extreme is
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Fig. 9. Mandatory places after choice. (a) Initial STG. (b) Ambiguity after
removing p01 and p02.
to preserve all post-postset places of the choice place. This
approach is computationally simple; however, the latency re-
duction might be sacrificed if there is an input signal transition
in the postset of the choice place (which is the case for a
free-choice). The other extreme is to traverse each conflicting
branch from pchoice and find all signals whose transitions are
present in more than one branch. At least one mandatory place
must precede the first transition of such signals in each branch.
This approach helps to reduce the input–output latency, but
it may be computationally hard if loops or nested choices
are found.
A tradeoff between the computation speed and latency op-
timization is the following. First, each undefined place psucc
in the post-postset of pchoice is checked. The removal of place
psucc does not improve the input–output latency if all preset
transitions of psucc are non-input signal events. Such a place is
made mandatory to help in reducing the computation complex-
ity of the next step. After that, for each transition t ∈ pchoice•, a
set Tseq(t) = {t} ∪ t • • is built. It contains the transitions in a
choice branch starting from t for the depth of two transitions
counting from pchoice. The joint set of transitions in choice
branches of place pchoice limited by the depth of two transitions
is Tchoice(pchoice) =
⋃
t∈pchoice• Tseq(t). If for a transition t ∈
pchoice• there is a signal whose transition belongs to both
Tseq(t) and Tchoice(pchoice) \ Tseq(t), then the places in the
postset of t must be preserved. Otherwise, all places in the post-
set of t • • transitions are made mandatory to reduce the depth
of traversing. The tradeoff approach benefits from the
input–output latency reduction and low computation complex-
ity; however, the size optimization might suffer.
Consider the application of the tradeoff approach to the
example in Fig. 9(a). For the choice place p00, which has
transitions in1+ and in2+ in its postset, Tseq(in1+) = {in1+,
out1+/1}, Tseq(in2+)={in2+, out1+/2}, and Tchoice(p00)=
{in1+, out1 + /1, in2+, out1 + /2}. As transitions of out1
belong to both Tseq(in1+) and Tchoice(p00) \ Tseq(in1+) =
Tseq(in2+), the place p01 is mandatory. Similarly, a transi-
tion of out1 belongs to both Tseq(in2+) and Tchoice(p00) \
Tseq(in2+) = Tseq(in1+), which makes place p02 mandatory.
V. MAPPING INTO CIRCUIT
In our direct mapping method, the places of the tracker are
mapped into DCs, and the elementary cycles of the bouncer are
mapped into set–reset FFs. Read-arcs connecting the elemen-
tary cycles to the tracker and environment simulate the behavior
Fig. 10. Mapping of elementary cycles into FFs.
Fig. 11. Mapping of tracker places into DCs.
of wires and are directly mapped into wires between DCs and
FFs. The mapping of an elementary cycle into a set–reset FF is
illustrated in Fig. 10. The set and reset functions of the FF are
determined by the structure of the set and reset phases of the
elementary cycle.
The mapping of the basic tracker structures into DCs is
shown in Fig. 11. The request and acknowledgment functions
of each DC are generated from the structure of the tracker
in the preset and postset of the corresponding place. The
request function of a DC is shown in its top-left corner and
the acknowledgment function in its bottom-right corner. The
initial state of DCs and FFs, which is determined by the initial
marking, is injected through reset inputs (these are not shown
in the diagrams to improve their readability).
A major problem of logic synthesis methods is the logic de-
composition of complex functions. This is also relevant to direct
mapping because the set–reset functions of FFs and request-
acknowledgment functions of DCs may be complex. One of
the ways to simplify such functions is to replace places and
transitions with big preset by tree-like structures, as shown in
Fig. 12. This is specification-level decomposition. Another way
is to apply conventional logic decomposition to individual DCs
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Fig. 12. Decomposition of complex blocks.
Fig. 13. David cell. (a) Circuit. (b) STG with timing assumptions.
and FFs. This is not computationally hard because the library of
such elements is created once and does not require resynthesis.
Note that usually request-acknowledgment logic of DCs and
set–reset logic of FFs consist of multiple-input AND and OR
without inversions. Such multiple-input functions are decom-
posed into trees of two and three-input NAND and NOR gates.
A circuit diagram of a conventional DC, which was in-
troduced (in a slightly different form) in [13], is shown in
Fig. 13(a). The input r1 is the request from the previous stage
DC to pass the token. Output a acknowledges the receipt of the
token to the previous stage DC. Similarly, output r requests the
next stage DC to accept the token, and input a1 acknowledges
its receipt. Signals e and f represent the “empty” and “full”
states of the state holding element. Similar to the study in [3],
in our method, the marking of a tracker place is associated with
the state of the output r of a corresponding DC. The operation
of a DC is illustrated by the STG in Fig. 13(b). The transitions
of the internal signal are skipped in this STG because this
signal is equivalent to the a output. The transitive places prev
and cur represent the active levels of signals r1 (previous stage
DC holds a token) and r (this DC holds the token), respectively.
Note that neither the previous stage DC nor the current one is
active while the token moves between transitions r1− and r+.
In most cases, this time can be considered as negligible because
it corresponds to a single two-input NOR-gate delay.
There is one timing assumption in this DC implementation,
which is represented by the dotted arcs in Fig. 13(b). The
assumption is that a new token arrives to the input of a DC
only after the token has left the next stage DC. This assumption
results in a limitation of the method to have at least three DCs
in every loop [3]. For the original specification, it means that
any loop of the system STG must contain at least three places.
Also, the number of places in the loops must be kept above two
during the optimization of the tracker STG.
Fig. 14. Gate-level fast DC. (a) Circuit. (b) Assumptions. (c) STG.
Fig. 15. Transistor-level fast DC. (a) Circuit. (b) Assumptions. (c) STG.
Faster and more compact solutions for a DC implementation,
proposed in [15], are called fast DCs. A gate-level imple-
mentation of a fast DC and its STG are shown in Fig. 14(a)
and (b). An interesting feature of the fast DC is that it internally
contains a GasP-like interface [22], which uses a single node
to transmit a request in one direction and an acknowledgment
in the other. A fast DC has speed advantages over a conven-
tional DC because the reset phase of its state holding element
happens concurrently with the token moving into the next stage
DC. However, fast DCs rely on timing assumptions which are
depicted in the STG using dotted arcs [see Fig. 14(b)].
The first timing assumption is captured by the dotted arcs
incident to place p0. Being the same as for conventional DCs,
this assumption is satisfied if the number of DC in each loop is
greater than two.
The second timing assumption is that the token leaves the
DC only after the previous stage DC is empty. It is shown
by the dotted arc between transition r1− and a−. The same
timing assumption for the next stage DC is shown by the dotted
arc from e+ to a1−. This assumption is easy to meet because
the reset of the request r1− from the previous stage DC is
delayed by a single two-input NOR-gate. The acknowledgment
a1+ from the next stage DC is set with the delay of at least a
pair of two-input NOR-gates.
By accepting the above timing assumptions and removing the
transitive places, the simplified STG of the fast DC is obtained
in Fig. 14(c). The transitive places prev and cur represent the
high level of signals r1 and r, respectively. Their state denotes
the marking of places associated with the previous stage DC
and current DC. One can see that both prev and cur are marked
for the time when a+ has been executed and r1− has not fired
yet. This inconsistency between the underlying PN model and
fast DCs is called the token spread.
Another implementation of a fast DC and its STG is shown
in Fig. 15(a) and (b). This implementation uses a keeper latch
for the state holding element. A keeper is a logic level hold
circuit which consists of two weak inverters connected back
to back. In order to increase the driving ability of the request
output, the weak inverter providing the keeper output is re-
placed by an ordinary inverter. The timing assumptions for the
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Fig. 16. Redundant places after choice. (a) Initial STG. (b) Resultant STG.
TABLE I
COMPARISON OF DC IMPLEMENTATIONS
transistor-level implementation are the same as for the gate
level. Note that the spread of the token is also possible in the
transistor-level implementation [see Fig. 15(c)].
The token spread is not modeled by the underlying PN, which
may cause problems in the vicinity of the choice place. Con-
sider the example STG shown in Fig. 16(a). The transitions that
directly succeed places p01 and p02 are different signal events,
and the removal of these places does not cause any coding
conflict. The optimized STG shown in Fig. 16(b) can be safely
mapped into conventional DCs. However, the direct mapping
into fast DCs is problematic due to their token spread feature.
For example, if the STG shown in Fig. 16(b) is implemented
using fast DCs, then the following scenario is possible: in1+ →
out1+ → (out1+) → out2 + /1, resulting in the token spread
over places p00 and p03 for a short time interval. It leads to the
incorrect state when transitions (out2 + /1) and (out2 + /2) in
conflicting branches are enabled simultaneously. In particular,
firing of the enabled transition (out2 + /2) results in the mal-
function of the system: Both conflicting branches are active at
the same time.
A possible solution for the token spread problem is to restrict
the propagation of a token in conflicting branches until the
token leaves the choice place. It can be done by mapping the
first places in the conflicting branches into conventional DCs.
Such a DC does not raise its request output until the request of
the previous stage DC is low.
The advantages and drawbacks of different DC implemen-
tations are summarized in Table I. Only a conventional DC is
free of the token spread problem. The smallest (six transistors)
is the transistor-level fast DC. The fastest (up to 833.3 MHz) is
the gate-level fast DC.
The maximum frequency of DC operation is measured by
SPICE analog simulations. For this, conventional DC, gate-
level fast DC, and transistor-level fast DC have been imple-
mented in AMS-0.35-µm library. Then, the DCs of each type
have been connected in loops of tree DCs, and the oscillation of
each loop have been captured, as shown in Fig. 17.
The shortest period is exhibited by gate-level fast DCs. These
DCs are the best for the synthesis of fast control circuits.
Transistor-level fast DCs are recommended when the circuit
Fig. 17. Speed of DC implementations.
Fig. 18. OptiMist design flow.
size is crucial; however, they require extra effort for the layout
of the library of custom cells. Both types of fast DCs rely on
timing assumptions and have certain token spread problems.
That is why the conventional DCs should be used for the design
of SI circuits and to avoid the spread of a token in the vicinity
of choice places.
VI. ALGORITHMS
This section describes the algorithms employed in the STG
optimization for mapping. The algorithms are implemented in
a package of software tools called OptiMist which is available
on the web (http://async.org.uk/besst/optimist/). The OptiMist
design flow is presented in Fig. 18.
The algorithms for STG transformation and optimization
(detection of redundant places, exposure of the outputs, and
elimination of redundant places) are described in detail in the
following sections. The algorithms for the other three tools are
trivial and are not presented here.
A. Detection of Redundant Places
The order in which the redundant places are detected affects
the optimization result. This order is defined by heuristics
optimise_choice, optimise_latency, and optimise_size. The al-
gorithms for these heuristics are presented in the following
sections. Each algorithm takes the system STG and modifies
the sets of redundant PR and mandatory PM places. Usually,
sets PR and PM are initially empty. However, a designer can
force some of the places to be redundant or mandatory before
applying the first heuristic, thus influencing the optimization
result. Note that heuristic optimise_size can be applied only
after optimise_latency, which itself can be applied only after
optimise_choice.
1) Choice Optimization: The heuristic optimise_choice
whose pseudocode is shown in Algorithm 1 prevents the SM-
specific coding conflicts. The algorithm implements a tradeoff
between the computation speed and latency optimization, as
described in Section IV.
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Algorithm 1 Choice optimisation
01 procedure optimise_choice
02 input: STG = 〈P, T, F,M0, I, O〉, PR ⊆ P, PM ⊆ P
03 output: PR ⊆ P, PM ⊆ P
04 for_each p ∈ P : |p • | > 1 do
05 . . Tchoice = ∅
06 . . for_each t ∈ p• do
07 . . . . Tchoice = Tchoice ∪ {t} ∪ t • •
08 . . for_each t ∈ p• do
09 . . . . Tconf = Tchoice \ ({t} ∪ t • •)
10 . . . . for_each psucc ∈ t• : psucc /∈ (PR ∪ PM ) do
11 . . . . . . Tseq = {t} ∪ psucc•
12 . . . . . . if ∃(z ∈ I ∪O, tseq ∈ Tseq, tconf ∈ Tconf ) :
13 . . . . . . (tseq ∈ {z+, z−}) ∧ (tconf ∈ {z+, z−}) then
14 . . . . . . . . PM = PM ∪ {psucc}
15 . . . . . . else
16 . . . . . . . . PR = PR ∪ {psucc}
17 . . . . . . . . for_each psucc_2 ∈ psucc • • do
18 . . . . . . . . . . PM = PM ∪ {psucc_2}
First, for each choice place p, the set Tchoice containing its
postset and post-postset transitions is created (lines 05–07).
Then, for each transition t in the postset of choice place p, a
set Tconf is computed (lines 08–09). It contains all transitions
in the conflicting branches which are in the postset or post-
postset of the choice place p. For each place psucc in the
postset of transition t, a set Tseq is composed containing t
and all transitions in the postset of psucc (lines 10–11). If
there is a signal whose transition belongs to both Tseq and
Tconf , then place psucc is mandatory (lines 12–14). Otherwise,
place psucc is redundant, and all places in its post-postset
are made mandatory to reduce the computation complexity
(lines 15–18).
2) Latency Optimization: The heuristic optimise_latency,
whose pseudocode is shown in Algorithm 2, is aimed at
latency reduction. Its basic idea is that removal of a place p
which has an input transition in its preset and a non-input
transition in its postset reduces the delay between the input
and output events (lines 04–06). Checking if place p is re-
dundant is usually trivial. All surrounding places are unde-
fined yet (with the exception of the places in the vicinity
of choice, which are processed by optimise_choice heuristic).
Therefore, the backward and forward neighborhoods of place
p are limited to its preset and postset, respectively. If there
is no signal whose transition belongs to both neighbor-
hoods, then place p is redundant; otherwise, it is mandatory
(lines 07–08).
Algorithm 2 Input–output latency optimisation
01 procedure optimise_latency
02 input: STG = 〈P, T, F,M0, I, O〉, PR ⊆ P,PM ⊆ P
03 output:PR ⊆ P, PM ⊆ P
04 for_each p ∈ P \ (PR ∪ PM ) do
05 . . if (∃t ∈ •p : λ(t) ∈ I × {+,−})∧
06 . . . . (∃t ∈ p• : λ(t) ∈ O × {+,−}) then
07 . . . . if A(p) = ∅ then PR = PR ∪ {p}
08 . . . . else PM = PM ∪ {p}
3) Size Optimization: The optimise_size heuristic, whose
pseudocode is presented in Algorithm 3, is aimed at size
reduction. The heuristic is divided into two steps: First, the
redundant places are detected in the chains of undefined places
(lines 04–08); then, the undefined places left in the STG are
checked for redundancy individually (lines 09–12).
Algorithm 3 Size reduction
01 procedure optimise_size
02 input: STG = 〈P, T, F,M0, I, O〉, PR ⊆ P, PM ⊆ P
03 output: PR ⊆ P, PM ⊆ P
04 // Process sequences of undefined places
05 while ∃p ∈ P \ (PR ∪ PM ) :
06 (••p∩(PR∪PM )=••p)∧(p ••∩(PR ∪PM )=∅) do
07 . . if A(p) = ∅ then PR = PR ∪ {p}
08 . . else PM = PM ∪ {p}
09 // Process remaining undefined places one by one
10 for_each p ∈ P \ (PR ∪ PM ) do
11 . . if A(p) = ∅ then PR = PR ∪ {p}
12 . . else PM = PM ∪ {p}
At the first step, an undefined place p is identified, whose
pre-preset does not contain undefined places and post-postset
contains only undefined place (lines 05–06). Such a place is
called a boundary place and is subject for redundancy check
(line 07–08). The procedure is repeated until no boundary
places are left in the STG.
At the second step, all undefined places which are left in
the STG are checked for redundancy without any specific
order. The majority of redundant places are already detected
by the previous heuristics. The places left undefined in the
STG are usually those preceding the input signal transitions.
Their removal does not improve the latency; however, the size
reduction is still possible.
B. Exposure of Outputs
The conversion of the system STG into a two-level architec-
ture is described by Algorithm 4. The input to the algorithm
is a system STG and the initial states S of input and output
signals; its output is a modified STG which consists of a tracker
and a bouncer (lines 01–03). The initially empty set of read-
arcs R connecting the tracker and the bouncer is added to the
STG (line 04). For each STG signal z, a place representing its
low level plowz and a place representing its high level phighz are
created (lines 05–07). The initial marking of these places is
chosen according to the initial state S of signal z (lines 08–11).
Then, each transition t of signal z is substituted by a dummy
transition tdummy in the tracker part (lines 12–18). The signal
transition itself is moved into the bouncer part, thus forming the
signal elementary cycle (lines 19–25). The tracker and bouncer
are synchronized by means of read-arcs which are inserted in
such way that signal transition t is enabled only when all direct
predecessors of the dummy transition tdummy are marked;
see read-arcs inserted in lines 26–27. The dummy transition
tdummy itself is only enabled when the signal transition t is
fired and the marking of signal z elementary cycle is changed;
see read-arcs inserted in lines 22 and 25.
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Algorithm 4 Conversion into tracker–bouncer architecture
01 procedure convert_tracker_bouncer
02 input: STG = 〈P, T, F,M0, I, O〉, S : I ∪O→{0, 1}
03 output: STG = 〈P, T, F,R,M0, I, O〉
04 R = ∅
05 for_each z ∈ I ∪O do
06 . . create place plowz , create place phighz
07 . . P = P ∪ {plowz } ∪ {phighz }
08 . . if S(z) = 0 then
09 . . . . M0(plowz ) = 1, M0(phighz ) = 0
10 . . else
11 . . . . M0(plowz ) = 0, M0(phighz ) = 1
12 . . for_each t ∈ T : λ(t) ∈ {z+, z−} do
13 . . . . // Substitute z± by dummies (tracker)
14 . . . . create dummy tdummy, T = T ∪ {tdummy}
15 . . . . for_each p ∈ •t do
16 . . . . . . F = F ∪ {(p, tdummy)}, F = F \ {(p, t)}
17 . . . . for_each p ∈ t• do
18 . . . . F = F ∪ {(tdummy, p)}, F = F \ {(t, p)}
19 . . . . // Move z± into elementary cycle (bouncer)
20 . . . . if λ(t) = z+ then
21 . . . . . . F = F ∪ {(plowz , t)} ∪ {(t, phighz )}
22 . . . . . . R = R ∪ {(phighz , tdummy)}
23 . . . . else
24 . . . . . . F = F ∪ {(phighz , t)} ∪ {(t, plowz )}
25 . . . . . . R = R ∪ {(plowz , tdummy)}
26 . . . . for_each p ∈ •tdummy do
27 . . . . . . R = R ∪ {(p, t)}
C. Elimination of Redundant Places
After detection of redundant places and exposure of outputs,
the redundant places can be removed. The removal consists of
three steps: initial marking recalculation, bouncer optimization,
and tracker transformation.
The initial marking is recalculated in such way that no
redundant places contain tokens. For this, the marking of each
redundant place is traversed one transition back, assuming
that all the places in its postset are marked. The exception
is made for merged places because it is hard to compute
which conflicting branch produced the token for the merge
place. The back traversal repeats until either only mandatory
places are marked or there is no such transition preceding a
marked redundant place whose postset contains places that
are all marked. If some redundant places are still marked
after the marking recalculation, they are made mandatory.
The recalculation of the initial marking for the merge places
can be improved by employing the reachability analysis al-
gorithms. However, they require either building a finite prefix
or a reachability graph, which is computationally complex for
large specifications.
The pseudocode for the bouncer optimization is shown in
Algorithm 5. It changes the read-arcs connecting the tracker
with the bouncer in such a way that only the mandatory places
control the transitions of elementary cycles. In order to do this
for each transition tread which is controlled by a redundant
place p, its copy tdupread is created and its consuming and
producing arcs are duplicated (lines 06–11).
Algorithm 5 Bouncer optimisation
01 procedure optimise_bouncer
02 input: STG = 〈P, T, F,R,M0, I, O〉, PR ⊆ P
03 output: STG = 〈P, T, F,R,M0, I, O〉
04 Ttrig := ∅
05 for_each tread ∈ p : p ∈ PR do
06 . . // Duplicate tread and consuming-producing arcs
07 . . create transition tdupread′ , T := T ∪ {tdupread}
08 . . for_each pread_pred ∈ •tread do
09 . . . . F := F ∪ {(pread_pred, tdupread)}
10 . . for_each pread_succ ∈ tread• do
11 . . . . F := F ∪ {(tdupread, pread_succ)}
12 . . for_each t ∈ •p do
13 . . . . // Form trigger signals for tdupread
14 . . . . if tread /∈ Ttrig then
15 . . . . . . for_each pread ∈ t do
16 . . . . . . . . R := R ∪ {(pread, tdupread)}
17 . . . . . . Ttrig: = Ttrig ∪ {tdupread}
18 . . . . // Form context signals for tdupread
19 . . . . create transition tdup, T := T ∪ {tdup}
20 . . . . F := F ∪ {(tdup, p)}, F := F \ {(t, p)}
21 . . . . for_each ppred ∈ •t do
22 . . . . . . create place pduppred′ , P := P ∪ {pduppred}
23 . . . . . . R := R ∪ {(pduppred, tdupread)}
24 . . . . . . for_each tpred_succ∈ppred• : tpred_succ = t do
25 . . . . . . . . F := F ∪ {(pduppred, tpred_succ)}
26 . . . . . . for_each tpred_pred ∈ •ppred do
27 . . . . . . . . F := F ∪ {(tpred_pred, pduppred)}
28 . . . . . . for_each tpred_read ∈ ppred do
29 . . . . . . . . R := R ∪ {(pduppred, tpred_read)}
30 . . . . . . F := F ∪ {(pduppred, tdup)}
31 . . . . // Remove processed t and its preset places
32 . . . . if |t • | = 0 then
33 . . . . . . for_each ppred ∈ •t do
34 . . . . . . . . P = P \ {ppred}
35 . . . . . . T = T \ {t}
36 . . T = T \ {tread}
In our method, only those signals whose transitions di-
rectly precede an output transition form the set of its triggers.
Line 14 checks if transition tread is controlled by a trigger
signal yet. If it is not, then trigger signals are introduced
by means of read-arcs connecting tdupread to each place which
controls a transition in the preset of place p (lines 15–16).
Transition tdupread is added to the set Ttrig containing transitions
which are already controlled by trigger signals (line 17).
Recalculation of the context signals involves some changes
in the tracker structure. Each transition t in the preset of the
redundant place p is copied to tdup (line 19). Then, producing
arc (tdup, p) is added and arc (t, p) is deleted, thus removing
redundant place p from the postset of t (line 20). Also, each
place ppred in the preset of transition t is copied to pduppred
(lines 21–22). This place pduppred is used by the transition tdupread in
the elementary cycle as a new context signal instead of place p,
see read-arc (pduppred, t
dup
read) in line 23. All arcs incident to place
ppred except consuming arc (ppred, t) are copied to similar arcs
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connected to place pduppred (lines 24–29). The consuming arc
(ppred, t) is mapped into arc (pduppred, tdup) (line 30).
If the redundant place p is the only place in the postset
of transition t, then this transition is removed together with
its preset places and their incident arcs (lines 31–35). Finally,
the transition tread is removed together with its consuming,
producing, and read-arcs (line 36). If there are other read-arcs
from redundant places to tread, they have been copied into the
read-arcs to tdupread and are processed in the next iterations of
the algorithm. If there are redundant places in the pre-preset of
place p, these are also processed in the next iterations.
After the application optimise_bouncer algorithms to the
device STG, its redundant places do not control any transition
and can be removed by the procedure whose pseudocode is
shown in Algorithm 6. Each redundant place p is removed
individually with the required change of the tracker structure.
For each transition t in the preset of p, a copy tdupsucc of the
each transition tsucc in the postset of p is created (lines 07–10).
The copy transition tdupsucc is added to the T dup which con-
tains all transitions which are duplicated for t. Incident arcs
of tsucc, except of consuming arc (p, tsucc), are also copied
(lines 11–16). After that, each place in the preset of t is con-
nected by a consuming arc with each transition in T dup (lines
17–20). When all transitions in the preset of p are processed, the
transitions in the postset of p and the redundant place p itself are
removed (lines 21–28). If redundant place p was the only place
in the postset of t, then transition t is also removed.
Algorithm 6 Tracker optimisation
01 procedure optimise_tracker
02 input: STG = 〈P, T, F,R,M0, I, O〉, PR ⊆ P
03 output: STG = 〈P, T, F,R,M0, I, O〉
04 for_each p ∈ PR do
05 . . for_each t ∈ •p do
06 . . . . T dup = ∅
07 . . . . // Duplicate p• and incident arcs
08 . . . . for_each tsucc ∈ p• do
09 . . . . . . create transition tdupsucc
10 . . . . . . T = T ∪ tdupsucc′ , T dup = T dup ∪ tdupsucc
11 . . . . . . for_each pconc ∈ •tsucc : pconc = p do
12 . . . . . . . . F = F ∪ {(pconc, tdupsucc)}
13 . . . . . . for_each psucc ∈ tsucc• do
14 . . . . . . . . F = F ∪ {(tdupsucc, psucc)}
15 . . . . . . for_each pread ∈ tsucc do
16 . . . . . . . . R = R ∪ {(pread, tdupsucc)}
17 . . . . // Connect •t places with all T dup transitions
18 . . . . for_each ppred ∈ •t do
19 . . . . . . for_each tdupsucc ∈ T dup do
20 . . . . . . . . F = F ∪ {(p, tdupsucc)}
21 . . // Remove redundant p, all p• and processed •p
22 . . for_each t ∈ •p do
23 . . . . F = F \ {(t, p)}
24 . . . . if |t • | = 0 then
25 . . . . . . T = T \ {t}
26 . . for_each tsucc ∈ p• do
27 . . . . T = T \ {tsucc}
28 . . P = P \ {p}
Fig. 19. Removal of redundant places. (a) Initial STG with redundant places.
(b) Bouncer optimization. (c) Tracker optimization.
The procedure of redundant places removal is described
using a simple example whose STG is shown in Fig. 19(a).
Only places p07 and p08 are redundant, and the initial mark-
ing does not require recalculation. Redundant places p07 and
p08 control transitions out1+ and out2+, respectively. New
context and trigger signals for each transition are found by
optimise_bouncer algorithm. Its result is shown in Fig. 19(b).
Dummy (in2+) is split into (in2+)a and (in2+)b because
it precedes two redundant places. The place p06, which is in
the preset of (in2+), is also split into p06a and p06b, so that
p06a precedes (in2+)a and p06b precedes (in2+)b.
Only the (in2+)b dummy precedes redundant place p08. The
context and trigger signals of the transition out2+ are defined
by the preset of place p08. Its trigger consists of place in2 = 1
which controls (in2+)b, and its context is formed by place
p06b which is in preset of (in2+)b. Read-arcs from in2 = 1 to
(in2+)b and from p06 to out2+ are removed.
Two dummies (in1+) and (in2+)a precede redundant
place p07, which means there are two mutually exclusive
sets of triggers/context signals for out1+. For this reason, the
out1+ transition is duplicated. The trigger of its first copy
out1 + /1 is the place in1 = 1 which controls (in1+); its
context is provided by places p04 and p05 which are in preset
of (in1+). The trigger of the second copy out1 + /2 is place
in2 = 1 which controls (in2+)a; its context signals places
p06a which is in preset of (in2+)a. Read-arcs from p07 to
out1+, from in1 = 1 to (in1+) and from in2 = 1 to (in2+)a
are removed.
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Fig. 20. VME bus controller. (a) Interface. (b) STG.
Redundant places p07 and p08 are then removed from the
STG using optimise_tracker algorithm whose result is shown
in Fig. 19(c). Note that dummy (out1+) is split into (out1+)a
and (out1+)b. There are two transitions in the preset of p07, for
each of them a copy of p07 postset is created.
The algorithms presented in this section are implemented
in the OptiMist toolkit. The toolkit automates the mapping of
STGs into circuits. At the same time, it gives a designer full
control on the choice of optimization heuristics and allows
manual adjustment of the solution to specific requirements.
OptiMist can be employed in combination with Cadence to
allow simulation and technology mapping of circuits. A basic
library of DCs and FFs has been created for Cadence. It can be
expanded, if necessary, using a tool from the OptiMist package
which generates a Verilog netlist for DCs and FFs at transistor
level or gate level.
The results presented in Sections VII and VIII are obtained
by OptiMist tools.
VII. VME BUS CONTROLLER EXAMPLE
Consider the use of the OptiMist tools on the example of
the VME bus controller which provides an interface between
a data bus and a device, as shown in Fig. 20(a). The formal
specification of the VME bus controller in the form of an STG
[1] is presented in Fig. 20(b). It has two modes of operation:
writing from the bus into the device (activated by dsw+)
and reading from the device to the bus (activated by dsr+).
In the writing mode, once the data is stable on the bus, the
transceiver is opened by d+, and the write request is made by
lds + /1. When the device acknowledges the reception of data
by ldtack + /1, the transceiver is closed in order to isolate the
device from the bus. In the read cycle, a request to read is made
through lds+. When the device has the data ready and this is
acknowledged by ldtack+, the controller opens the transceiver
to transfer data to the bus by d+.
The redundant places are detected in the original STG before
the exposure of outputs by the om_detect tool. The first
heuristic applied to the VME bus example is optimise_choice.
It prevents coding conflicts from occurring in choice conflict-
ing branches without restricting the latency reduction. The
result of this heuristic is shown in Fig. 21(a). There are two
Fig. 21. Detection of redundant places in STG of VME bus controller.
(a) Choice optimization. (b) Latency optimization. (c) Size optimization.
places pw1 and pr1 which are in the post-postset of the free-
choice place p1. These places are redundant because they pre-
cede the transitions of different signals d and lds. Subsequent
removal of places pw1 and pr1 improves the latency from
dsw+ to d+ /1 and from dsr+ to lds + /2, respectively. In
order to reduce the complexity of the optimization algorithm,
all places in the postset of d+ /1 and lds + /2 are forced
mandatory, as it is described in Section IV-B and formalized
in Algorithm 1.
The second heuristic optimise_latency reduces both the size
and the latency of a circuit. The redundant places detected
by this heuristic in the VME bus controller are p2, p3, p4,
pw4, pr3, and pr6 [see Fig. 21(b)]. The preset of each of
these places contains an input signal transition, and the postset
contains an output signal transition; thus, its removal improves
the input–output latency.
The last heuristic optimise_size detects redundant places in
two steps, as described in Algorithm 3. The places pw5 and
pr4 tested in the first step (highlighted by gray rectangles) are
redundant. The places p1, p5, pw3, pw6, and pr5 tested in
the second step (highlighted by gray circles) are all mandatory
[see Fig. 21(c)].
After the detection of the redundant places, the om_expose
tool partitions the STG of VME bus controller into tracker and
bouncer parts. The result of the exposure is shown in Fig. 22.
The bouncer consists of elementary cycles representing the
outputs of VME bus controller, with one cycle for each output.
The elementary cycles for the inputs are not shown, as they be-
long to the environment. The tracker is connected to the inputs
and outputs of the system by means of read-arcs, as described
in Algorithm 4.
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Fig. 22. Exposure of outputs in STG of VME bus controller.
Fig. 23. Elimination of redundant places in STG of VME bus controller.
After the redundant places are detected and the outputs are
exposed, the STG is optimized by removing the redundant
places from the tracker part. The removal of a place involves the
change in the STG structure but preserves the behavior of the
system with respect to the input–output interface. The result of
this transformation is presented in Fig. 23. Note that places pw6
and pr5 are duplicated as specified by Algorithm 5. They are
duplicated because concurrent places p3 and p4 are removed. It
is similar to the duplication of place p06 from a simple example
in Fig. 19 when removing places p07 and p08.
This STG can now be passed for circuit synthesis using
om_verilog tool. For this, each tracker place is mapped into
a DC and each elementary cycle is mapped into an FF. The re-
quest and acknowledgment functions of a DC are mapped from
the structure of the tracker in the vicinity of the corresponding
place. The set and reset functions of an FF are mapped from
the structure of the set and reset phases of the corresponding
elementary cycle. The VME bus controller circuit obtained by
this technique is presented in Fig. 24.
Fig. 24. VME bus controller circuit obtained by the OptiMist tool.
This circuit consists of nine DCs and three FFs. If the DCs
are implemented as transistor-level fast DCs, then the maximum
number of transistor levels in pull-up and pull-down stacks is
three (e.g., the DCs implementing the places pw3 and pr2).
The outputs of the controller are triggered directly by the input
signals, which means that the input–output latency is equal to
an FF delay plus the delay of its set–reset logic. Note that each
DC and FF must be reset to the initial state corresponding to the
initial marking of the underlying PN. The reset signal is hidden
for readability of the circuit schematic.
VIII. BENCHMARKS
This section highlights the advantages and drawbacks of the
direct mapping approach implemented in OptiMist for a set of
benchmarks. The direct mapping approach is compared against
explicit logic synthesis (implemented in Petrify) in terms of
circuit size and speed. The complexity of the underlying al-
gorithms is taken into account by measuring the computation
time of OptiMist and Petrify on a Pentium-3 1-GHz 1-Gb RAM
computer. The effect of optimization heuristics on the direct
mapping is also analyzed. For this comparison, each benchmark
STG has been synthesized in three different ways:
1) direct mapping by the OptiMist tools without detection
and elimination of redundant places;
2) direct mapping by the OptiMist tools with latency and
size optimization by removing the redundant places from
the STG;
3) logic synthesis by the Petrify tool with automatic resolu-
tion of CSC conflicts (unless it is impossible).
Solutions obtained by OptiMist have at most four transistors in
a stack. This is achieved (where necessary) by logic decompo-
sition at the level of specification, as described in Section V.
Similarly, Petrify solutions are decomposed into gates with at
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TABLE II
COMPARISON BETWEEN OPTIMIST AND PETRIFY
most four literals. The result of the experiment is summarized
in Table II.
The number of transistors is counted for the case of places
being implemented as fast DCs, request-acknowledgment logic
of DCs, and set–reset logic of FFs being implemented at the
transistor level. The condition of having at least three DCs in a
loop is met.
In all experiments, the latency is counted as the accumulative
delay of negative gates switched between an input and the next
output. The following dependence of a negative gate delay on
its complexity is used. The latency of an inverter is associated
with a unit delay. Gates which have a maximum of two tran-
sistors in their transistor stacks are associated with 1.5 units;
three transistors—2.0 units; and four transistors—2.5 units.
This approximate dependence is derived from the analysis of
the gates in the AMS-0.35-µm library. The method of latency
estimation does not claim to be very accurate. However, it
takes into account not only the number of gates switched
between an input and the next output but also the complexity of
these gates.
All experiments show the high efficiency of direct mapping
optimization heuristics. About 50% of the DCs are redundant
in the original STG. Their removal results in up to 35%
improvement in the circuit size. The latency of the circuits
also benefits from the optimization. In some cases (e.g., gcd
[4]), the worst case latency cannot be improved because of a
potential SM-specific coding conflicts. However, this latency is
only exhibited by the first output signal after the choice place.
The latency of the other outputs is reduced.
The comparison of the circuits obtained by OptiMist (with
latency and size optimization) and Petrify shows that the direct
mapping solutions are usually larger than logic synthesis so-
lutions. However, the circuits obtained by the direct mapping
technique exhibit lower output latency.
For some benchmarks (e.g., count), Petrify fails to resolve
a CSC conflict even if it is reducible. Manual insertion of
additional signals is required in such cases. However, OptiMist
completes the job automatically for such benchmarks. The
OptiMist tools can also process large specifications, which are
not computable by Petrify in acceptable time, e.g., duplex-
master [23]. Petrify runs out of memory after 132 min of
computation on this example, while OptiMist gives a solution
in 3 s (no size optimization). This trend is also illustrated by a
scalable benchmark in [4].
IX. SUMMARY
A method for the direct mapping of STGs into circuit netlists
has been presented in this paper. The method exploits the
two-level architecture where a circuit consists of two blocks:
the tracker and block of output FFs. The tracker computes
context signals for outputs concurrently with the environment
operation, thus achieving the latency reduction effect. The
output FFs generate outputs from context and trigger signals.
The adopted architecture allows the minimization of state-
holding elements and reduction of latency. The characteristic
feature of the method is that the optimization is achieved at
the specification (PN) level as opposed to optimization of logic
circuits after the synthesis stage.
The method is implemented in a package of software tools
called OptiMist. The package takes an STG as the initial speci-
fication of a system, converts the STG in a form convenient for
mapping, performs optimization, and produces a Verilog netlist
of the circuit. The optimization of the specification relies on
a set of heuristics aimed at circuit latency and size reduction.
This package can be employed in combination with Cadence
for simulation and technology mapping of circuits.
In the OptiMist tools, the optimization is performed locally
and the computation time grows linearly with the size of spec-
ification. This allows processing of large specifications which
are not computable by logic synthesis tools in acceptable time.
The OptiMist tools are fully automated. At the same time,
a designer can significantly influence the result by choosing
one or more optimization heuristics. In combination with the
computation speed, OptiMist gives the designer an opportunity
to synthesize circuits with different optimization parameters
and choose the best solution.
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